

Digital System Lab
Spring 2023
Third Stage

Student Name:			
Lab Subject:			
Lab No.:		Date :	
Part No.:		Group :	

1 = on
0 = off

Results:									
SW(9)	SW(8)	SW(7)	SW(6)	SW(5)	SW(4)	SW(3)	SW(2)	SW(1)	SW(0)
LEDR(9)	LEDR(8)	LEDR(7)	LEDR(6)	LEDR(5)	LEDR(4)	LEDR(3)	LEDR(2)	LEDR(1)	LEDR(0)

Discussion :	Button (0)	Button (1)	Button (2)	HEX (5)	HEX (4)	HEX (3)	HEX (2)	HEX (1)	HEX (0)
									

For Instructors :				
VHDL Code	RTL Viewer	FPGA Board	Discussion	Final Grades

Additional Notes: